LEVERAGING FPGA AND CPLD DIGITAL LOGIC TO IMPLEMENT ANALOG TO DIGITAL CONVERTERS
An Analog to Digital Converter (ADC) is a common analog building block and almost always is needed when interfacing digital logic, like that in an FPGA or CPLD, to the “real world” of analog sensors.
This white paper will explain the implementation of both a low frequency (DC to 1K Hz) and higher frequency (up to 50K Hz) ADC using reference designs and demo boards available from Lattice Semiconductor. A sample application for each design: one for a system monitor in a network switch, and another for frequency detection in an audio communication system, will be examined.
Download this whitepaper to learn more.
Read More
By submitting this form you agree to Lattice Semiconductor Corporation contacting you with marketing-related emails or by telephone. You may unsubscribe at any time. Lattice Semiconductor Corporation web sites and communications are subject to their Privacy Notice.
By requesting this resource you agree to our terms of use. All data is protected by our Privacy Notice. If you have any further questions please email dataprotection@techpublishhub.com
Related Categories: Analog, ASIC/SoC, Automotive, Board Level Design, Certification, Embedded, Embedded & System Power, Embedded Computing, Embedded Programmable Logic, Embedded Software Development, Hardware, Integrated Circuits, IoT, Measurement, Medical, PCB, Power Supplies, Signal Processing, Storage, Video/Audio, Voltage
More resources from Lattice Semiconductor Corporation
IMPLEMENTING PCI EXPRESS BRIDGING SOLUTIONS IN AN FPGA
Like its predecessor, the Peripheral Component Interconnect (PCI), PCI Express is becoming a ubiquitous system interface. Unlike PCI, PCI Express a...
CMOS to MIPI D-PHY Interface Bridge Soft IP
MIPI D-PHY is a practical PHY for typical camera and display applications. It is designed to replace traditional parallel bus based on LVCMOS or LV...
Implementing Video Display Interfaces Using MachXO2 PLDs
Lattice Semiconductor has developed a display interface in the MachXO2 PLD family. Because this interface is now supported in MachXO2 devices, desi...
