Embedded Signal Processing Capabilities of the LatticeECP3 sysDSP Block
New market segments are increasingly driving competing FPGA vendors to incorporate a wider variety of functionality and flexibility within their devices. Embedded digital signal processing (DSP) is one such function.
Lattice Semiconductor has continued its tradition of providing high performance DSP capabilities in its most recent lowcost, SERDES-capable LatticeECP3 FPGA family. Features such as a dual slice architecture, the ability to cascade/chain DSP slices and blocks and an enhanced instruction set establish the LatticeECP3 family as a compelling alternative for signal processing applications.
Download this whitepaper to learn more.
Read More
By submitting this form you agree to Lattice Semiconductor Corporation contacting you with marketing-related emails or by telephone. You may unsubscribe at any time. Lattice Semiconductor Corporation web sites and communications are subject to their Privacy Notice.
By requesting this resource you agree to our terms of use. All data is protected by our Privacy Notice. If you have any further questions please email dataprotection@techpublishhub.com
Related Categories: ASIC/SoC, Automotive, Board Level Design, Certification, Embedded, Embedded & System Power, Embedded Computing, Embedded Programmable Logic, Embedded Software Development, Hardware, IoT, Medical, PCB, Storage
More resources from Lattice Semiconductor Corporation
LEVERAGING FPGA AND CPLD DIGITAL LOGIC TO IMPLEMENT ANALOG TO DIGITAL CONVERTERS
An Analog to Digital Converter (ADC) is a common analog building block and almost always is needed when interfacing digital logic, like that in an ...
SubLVDS to MIPI CSI-2 Image Sensor Interface Bridge Soft IP
Many Image Signal Processor (ISP) or Application Processors (AP) use the Mobile Industry Processor Interface (MIPI® ) Camera Serial Interface 2 (C...
2:1 MIPI CSI-2 Bridge Soft IP
In some cases, mobile Application Processors (AP) may not have enough interfaces to support the number of image sensor inputs required for a partic...
